Abstract: An architecture for a fast parallel array multiplier is described. Using a 3 /spl mu/m E/D NMOS process, a 16/spl times/16 bit trial circuit has been designed. A multiplication time of 120 ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results